ABSTRACT
INTRODUCTION
For the past few years, scaling of devices has been a great advancement in the field of Very Large Scale Integration(VLSI).As MOSFETs are scaled to 100nm, effects such as short channeleffect(SCE), drain induced barrier lowering(DIBL), hot carrier effect etc. occurs [1] [2] . As a result of short channel effect, the control gets transferred from gate to drain [3] . To overcome this effect, multigate MOSFETs are probably used. There are different types of multigate MOSFETs. Some of them are Double Gate (DG), Triple Gate (TG), Quadruple Gate (QG), Cylindrical Gate (CG), Independent Gate, Bulk FinFET.
In double gate MOSFET there are two gates, front gate and back gate. The presence of two gates in DG MOSFET helps to minimize the short channel effects when compared to single gate. The introduction of gate engineering in DG MOSFETs still reduces the short channel effects to the minimum. Gate engineering is one of the important technique in which the gate of the MOSFET is made of different materials [4] . Depending on the number of material used in the gate, gate engineering is divided into single gate material, dual gate material and triple gate material. A twodimensional analytical modeling and simulation of Dual-material Double gate (DM-DG) nanoscale SOI MOSFET is proposed [5] . It concludes that, it exhibits significantly reduced shortchannel effects (SCE) when compared with the DG SOI MOSFET and further, model for the drain current, transconductance, drain conductance, and voltage gain is also discussed [5] . Pramod Kumar Tiwari and Sarvesh Dubey has proposed a two-dimensional analytical model for threshold voltage of short-channel Triple-material Double-gate (TM-DG) MOSFET [6] . TM-DG MOSFET is superior to DM-DG MOSFET in terms of screening these effects, since the number of material increases. The technique used to screen the short channel effect is to make the step-function of the surface potential. The step shape can be achieved by using more than one material of different work function [7] . In spite of several benefits, there are some issues affecting the eventual circuit performance. Among them the most important one is misalignment between the front and back gate. The misalignment can be considered either in the drain side or source side. Due to misalignment, the device properties such as surface potential, threshold voltage, drain current gets affected [8] . There are many methods like superposition method, Fourier series method to analyze the device. Elvis C.Sun and James B.Kuo has analyzed the effect of surface potential, threshold voltage due to gate misalignment in a Single Material Double Gate(SM-DG) MOSFET considering fringing electric field by using conformal mapping method [9] . Rupendra Kumar Sharma and Rithesh Gupta has proposed a structure on gate misaligned Dual Material Double Gate(DM-DG) SOI n-MOSFET and the effect on surface potential, threshold voltage, DIBL variation, subthreshold-slope variation, sub-threshold drain-current, transconductance are observed. So far analysis is done only for single material(SM) and double material (DM) Double Gate (DG) MOSFET [10] . In this paper, an analysis of the gate misalignment effect on surface potential of Triple Material Double Gate(TM-DG) MOSFET is reported using region based parabolic approximation method. In this method, the device is divided into regions based on the overlapping and non-overlapping region. is superior to DM-DG MOSFET in terms of screening these effects, since the number of material increases. The technique used to screen the short channel effect is to make the step-function of the surface potential. The step shape can be achieved by using more than one material of different work function [7] . In spite of several benefits, there are some issues affecting the eventual circuit performance. Among them the most important one is misalignment between the front and back gate. The misalignment can be considered either in the drain side or source side. Due to misalignment, the device properties such as surface potential, threshold voltage, drain current gets affected [8] . There are many methods like superposition method, Fourier series method to analyze the device. Elvis C.Sun and James B.Kuo has analyzed the effect of surface potential, threshold voltage due to gate misalignment in a Single Material Double Gate(SM-DG) MOSFET considering fringing electric field by using conformal mapping method [9] . Rupendra Kumar Sharma and Rithesh Gupta has proposed a structure on gate misaligned Dual Material Double Gate(DM-DG) SOI n-MOSFET and the effect on surface potential, threshold voltage, DIBL variation, subthreshold-slope variation, sub-threshold drain-current, transconductance are observed. So far analysis is done only for single material(SM) and double material (DM) Double Gate (DG) MOSFET [10] . In this paper, an analysis of the gate misalignment effect on surface potential of Triple Material Double Gate(TM-DG) MOSFET is reported using region based parabolic approximation method. In this method, the device is divided into regions based on the overlapping and non-overlapping region. is superior to DM-DG MOSFET in terms of screening these effects, since the number of material increases. The technique used to screen the short channel effect is to make the step-function of the surface potential. The step shape can be achieved by using more than one material of different work function [7] . In spite of several benefits, there are some issues affecting the eventual circuit performance. Among them the most important one is misalignment between the front and back gate. The misalignment can be considered either in the drain side or source side. Due to misalignment, the device properties such as surface potential, threshold voltage, drain current gets affected [8] . There are many methods like superposition method, Fourier series method to analyze the device. Elvis C.Sun and James B.Kuo has analyzed the effect of surface potential, threshold voltage due to gate misalignment in a Single Material Double Gate(SM-DG) MOSFET considering fringing electric field by using conformal mapping method [9] . Rupendra Kumar Sharma and Rithesh Gupta has proposed a structure on gate misaligned Dual Material Double Gate(DM-DG) SOI n-MOSFET and the effect on surface potential, threshold voltage, DIBL variation, subthreshold-slope variation, sub-threshold drain-current, transconductance are observed. So far analysis is done only for single material(SM) and double material (DM) Double Gate (DG) MOSFET [10] . In this paper, an analysis of the gate misalignment effect on surface potential of Triple Material Double Gate(TM-DG) MOSFET is reported using region based parabolic approximation method. In this method, the device is divided into regions based on the overlapping and non-overlapping region. known as control gate and M 2 , M 3 are known as screening gate. t si is the channel thickness which varies from 30nm to 90nm and t ox is the gate oxide thickness which varies from 1nm to 5nm.The analysis has been performed by splitting the channel into 6 regions based on overlap and non-overlap region. In region I, III and V both the front and the back gate consists of same material. So, they are non-overlap region. Region II, IV and VI are called overlap region since, it consists of different materials.
PROPOSED STRUCTURE

MODEL DERIVATION
The 2-D surface potential distribution for all the six regions can be obtained by using the 2-D poisson's equation along with appropriate boundary conditions. 
Front Side Surface Potential
The potential will be continuous throughout the channel region and electric flux will be continuous at the interfaces. Hence the boundary condition for the interfaces II-III and IV-V are Potential:
Electric flux:
Potential at source end:
Potential at drain end: By using the boundary conditions (2), (3), (5), (6) to (11) along with equation (1) 
On considering only the front gate, since there in no misalignment the regions can be clubbed together based on the gate material. Region I and II can be considered together as it consists of same gate material. The same lies for the other region III and IV, V and VI. Hence j varies from 1 to 3. 
Back Side Surface Potential
The boundary conditions for the interfaces I-II, III-IV and V-VI are Potential: Potential at source end:
Potential at drain end: The figure 2 demonstrates how the short channel effects are reduced in gate engineering and it also depicts the change in the surface potential due to misalignment in the gate .In figure, two step ups are observed in the potential. This is due to the screening of short channel effects that occurs due to the interface of different materials. The gate materials used are of three different materials which have different work function. The gate materials are arranged in such a way that the material with the highest work function is placed in the source side and the material with the lowest work function is placed at the drain side. The first step up shows the gate material2 screens the material1 from short channel effects. Similarly the second step up still preserves the material2 from SCEs. This also reduces the short channel effects due to Drain Induced Barrier Lowering(DIBL).When the drain voltage is increased, it causes change only in the drain side and the source side remains unaffected. This shows the reduction of short channel effects. Figure 3 shows the change in surface potential due to gate misalignment. Due to misalignment, the surface potential gets reduced from source to drain side. The minimum of the surface potential increases with an increase in the misalignment and barrier height reduces. A stepdown occurs at misaligned length which indicates the decrease in surface potential. Due to this, the short channel effect (SCE) and Drain Induced Barrier Lowering are reduced.
CONCLUSION
The effect of gate misalignment in Triple material Double gate (TM-DG) MOSFET has been examined by developing an analytical surface potential model by using MATLAB simulation. Though TM-DG is superior to other devices i.e. screening of short channel effect, increased surface potential etc, the gate misalignment degrades the device performance. As there is no misalignment, the profile surface potential shows a step shape, which reduces the short channel effect. With the increase in gate misalignment, the surface potential decreases. The performance analysis of misaligned TM-DG MOSFET helps in the design criterion of the device. The figure 2 demonstrates how the short channel effects are reduced in gate engineering and it also depicts the change in the surface potential due to misalignment in the gate .In figure, two step ups are observed in the potential. This is due to the screening of short channel effects that occurs due to the interface of different materials. The gate materials used are of three different materials which have different work function. The gate materials are arranged in such a way that the material with the highest work function is placed in the source side and the material with the lowest work function is placed at the drain side. The first step up shows the gate material2 screens the material1 from short channel effects. Similarly the second step up still preserves the material2 from SCEs. This also reduces the short channel effects due to Drain Induced Barrier Lowering(DIBL).When the drain voltage is increased, it causes change only in the drain side and the source side remains unaffected. This shows the reduction of short channel effects. Figure 3 shows the change in surface potential due to gate misalignment. Due to misalignment, the surface potential gets reduced from source to drain side. The minimum of the surface potential increases with an increase in the misalignment and barrier height reduces. A stepdown occurs at misaligned length which indicates the decrease in surface potential. Due to this, the short channel effect (SCE) and Drain Induced Barrier Lowering are reduced.
The effect of gate misalignment in Triple material Double gate (TM-DG) MOSFET has been examined by developing an analytical surface potential model by using MATLAB simulation. Though TM-DG is superior to other devices i.e. screening of short channel effect, increased surface potential etc, the gate misalignment degrades the device performance. As there is no misalignment, the profile surface potential shows a step shape, which reduces the short channel effect. With the increase in gate misalignment, the surface potential decreases. The performance analysis of misaligned TM-DG MOSFET helps in the design criterion of the device.
